AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions and listings of claims in the application:

1 - 20. (canceled)

21. (currently amended) A signal processing integrated circuit comprising at least one channel and each channel a plurality of channels comprising at least one input a plurality of inputs coupled to a plurality of amplifiers plurality of amplifiers, wherein the amplifiers process amplify at least one input signal any signals coming to the plurality of inputs, each channel further input amplifier is part of a channel of said plurality, said readout channels comprising:

a means for receiving one or more input signals;

- at least one amplifier selected from said plurality of amplifiers an amplifier coupled to at least one of the said inputs input for processing integrating said one or more input signals and outputting the an amplified signal;
- a processing circuit for <u>further</u> processing the said <u>amplified signal and outputting the processed signal amplifier</u> output, and
- a trigger circuit to produce at least one trigger signal using the said processed signal and output the said trigger signals, and

3/28/2005 DOCKET NO.: NOVA-012-USAP

S/N: 10/779,730

an output circuit system a means for outputting said processed signals responsive to said input signals.

- 22. (currently amended) The <u>integrated circuit channel</u> of claim 21, wherein a polarity switching circuit is connected to said
- amplifiers included.
 - 23. (currently amended) The <u>integrated circuit channel</u> of claim
 - 22, wherein said polarity switching circuit is externally controlled.
- 24. (currently amended) The integrated circuit channel of claim
- 21, further comprising a gain stage coupled to said <u>amplifiers</u> charge sensitive amplifier.
- 25. (currently amended) The <u>integrated circuit channel</u> of claim
- 21, wherein at least one of the said amplifiers is further comprising a shaper amplifier to shape the said amplified signal to output a shaped signal for providing shaped, integrated detector signals responsive to said selected signal.
- 26. (currently amended) The <u>integrated circuit channel</u> of claim
- 25, wherein said shaped, integrated detector signal is of an approximately inverted bell shaped form.

- 27. (currently amended) The <u>integrated circuit channel</u> of claim 25, wherein said shaped, <u>integrated detector</u> signal is of an approximate uninverted bell shaped form.
- 28. (currently amended) The <u>integrated circuit channel</u> of claim 21, further comprising a peak hold or sample and hold circuit coupled to output of <u>at least one of said amplifiers</u> amplifier.
- 29. (currently amended) The <u>integrated circuit channel</u> of claim 21, further comprising a plurality of comparators connected to said amplifiers.
- 30. (currently amended) The <u>integrated circuit channel</u> of claim 29, wherein the <u>said</u> comparators can be <u>at least one of following types;</u> a leading edge, a zero crossing, or a constant fraction type or a mixture of such comparators.
- 31. (currently amended) The <u>integrated circuit channel</u> of claim 29, wherein said plurality of comparators enclose at least one predetermined pulse height range of the said input signals energy band.
- 32. (currently amended) The <u>integrated circuit channel</u> of claim 30, further comprising a <u>differentiator</u> circuit coupled to at least one of said <u>first</u> plurality of comparators, said

differentiator circuit producing a fast trigger signal output with low jitter.

- 33. (currently amended) The <u>integrated circuit channel</u> of claim 28, wherein <u>further comprising a circuit to connect</u> an output of said peak hold <u>or sample and hold</u> circuit <u>is one at a time to an output multiplexed to said means for outputting</u>.
- 34. (currently amended) The <u>integrated circuit channel</u> of claim 29, wherein an output of at least one of said plurality of comparators initiates a readout cycle of said <u>signal processing</u> data readout integrated circuit.
- 35. (currently amended) The <u>integrated circuit channel</u> of claim 21, wherein said <u>trigger circuit</u> data outputting means outputs a <u>trigger readout</u> signal for at least one channel of said plurality of integrated circuit channels <u>processing containing</u> an input signal.
- 36. (currently amended) The <u>integrated circuit channel</u> of claim 35, wherein said <u>output circuit system</u> data outputting means only outputs said readout signal for said channel of said plurality of integrated circuit channels for which a said trigger signal has been received.

S/N: 10/779,730

- 37. (currently amended) The <u>integrated circuit channel</u> of claim 35, wherein said <u>output circuit system</u> data outputting means outputs said <u>processed readout</u> signal for <u>from at least one of the</u> said channel of said plurality of integrated circuit channels after at least one the said trigger signal has been <u>produced received</u> for any one of said plurality of integrated circuit channels.
- 38. (currently amended) The <u>integrated circuit channel</u> of claim 37, wherein said trigger signal is an external trigger signal.
- 39. (currently amended) The <u>integrated circuit channel</u> of claim 21, wherein said <u>output circuit system</u> data outputting means outputs a readout signal for one triggered channel of said plurality of integrated circuit channels and disables all remaining channels of said plurality of integrated circuit channels, wherein a time delay between said readout signal and said disablement of said remaining channels is controlled by an externally supplied signal.
- 40. (currently amended) The <u>integrated circuit channel</u> of claim 21, wherein the said <u>at least one</u> amplifier <u>coupled to the said input</u> is <u>a charge sensitive amplifier type</u>.
- 41. (currently amended) The <u>integrated circuit channel</u> of claim

S/N: 10/779,730

- 21, wherein the said amplifier connected to the said inputs changes the signal into a voltage output type.
- 42. (currently amended) The <u>integrated circuit channel</u> of claim 40, wherein said input charge sensitive amplifier has an active or passive resistive feedback circuit.
- 43. (currently amended) The <u>integrated circuit channel</u> of claim 21, wherein the said amplifier is a current integrating type.
- 44. (currently amended) The <u>integrated circuit channel</u> of claim 29, further comprising a first comparator of said plurality of comparators is a low level discriminator, and

wherein at least one of said first comparator <u>produces</u> allows an output trigger when <u>pulse height of the said processed input signal a peak hold circuit output</u> is larger than a first threshold voltage.

45. (currently amended) The <u>integrated circuit channel</u> of claim 29, further comprising a second comparator of said plurality of comparators wherein said second comparator is an upper level discriminator, and

wherein said second comparator only <u>produces</u> issues a signal when <u>pulse height of the said processed input signal</u> said <u>peak</u> hold circuit output is larger than a second threshold voltage.

- 46. (currently amended) The <u>integrated circuit channel</u> of claim 21, further comprising circuitry for measuring the arrival time difference of said input signals between different channels.
- 47. (currently amended) The <u>integrated circuit</u> of claim 21, <u>further comprising includes</u> a control and setting circuit <u>to control all the channels and their components</u>, sets the settings and outputs the information.
- 48. (currently amended) The <u>integrated circuit channel</u> of claim 29, wherein the plurality of comparators <u>is</u> can be a single comparator.
- 49. (currently amended) The <u>integrated circuit channel</u> of claim 29, wherein <u>at least one of</u> the plurality of comparators <u>is a can be of</u> discriminator type.
- 50. (currently amended) The <u>integrated circuit channel</u> of claim 29, wherein <u>at least one of</u> the plurality of comparators <u>is a may have at least one</u> fast comparator.
- 51. (currently amended) The <u>integrated circuit</u> channel of claim 35, wherein said <u>output circuit system</u> data outputting means uses provides sparse readout capability.

- 52. (currently amended) The <u>integrated circuit channel</u> of claim 51, wherein said sparse readout capability also includes means to readout selectively reads out other channels which may also have signal which has which have not produced a said trigger in that channel.
- 53. (currently amended) The <u>integrated circuit channel</u> of claim 21, further comprising circuitry for pole zero cancellation connected to the said amplifiers.
- 54. (new) The integrated circuit of claim 40, wherein the said charge sensitive amplifier is a self resetting type.
- 55. (new) The integrated circuit of claim 21, further comprising digital circuits for setting and controlling the said signal processing integrated circuit.
- 56. (new) The integrated circuit of claim 21, wherein all the channels and circuits are built onto silicon using processes that include at least one of the following processes; CMOS and BiCMOS.
- 57. (new) The integrated circuit of claim 21, wherein the said input signals come from a detector that include at least one of the following detector types; CdZnTe, CdTe, Si, GaAs, Selenium, PbI₂, HgI₂ and CdWO₄.

S/N: 10/779,730

58. (new) The integrated circuit of claim 46, further comprising circuitry for measuring time difference of said input signals between different channels by measuring the phase difference of a Sine and Cosine wave simultaneously sent to each channel at the time when the said channel produces a trigger.